


Figure 2B









Figure 3B







: BC Tab Network

Figure 4B




Figure 4C




Figure 5





Figure 6A






Figure 7A




Figure 7B




Figure 7C





Figure 8A: Layout Floor Plan for a Logic Block







Figure 8B: Layout Floor Plan for a 2x2 Logic Block with Associated MLAs

Figure 9 Example of Contigiona Memory and pasagate Array Layout organization



920: Passgates

901, 902: adobesing Lines X-Y

903, 904: Routing Lines

905: Program controlled pessgate tetmeen

903 and 909